Prepared By: (Name of Faculty (ies)) with signature



Signature of Head of Department



SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY **MANAGED**

N. G. PATEL POLYTECHNIC

ISR	ELECTRICAL ENGINEERING DEPARTMENT			
	ASSIGNMENT			
Course Na	me (With Code): Digital Electronics & Digital Instruments (4340904)			
Semester /	Year: Fourth / Second			
Assignmen	nt Number: 1			
Assignmen	nt CO Number: 4340904.1			
Sr. No.	Questions related to Course Outcomes			
Part – A	Questions carrying 3 Marks			
1	State different types of codes and explain Excess-3 code.			
2	What is Redix/base for any number systems? Write Redix for binary, Octal, Decimal and			
<u> </u>	Hexa-decimal number system.			
3	Explain Alphanumeric code.			
	Perform the following operation.			
4	1) (1001001.01)2 + (101.01)2			
_	2) Convert (110010010)2 to gray code.			
	3) Write the Ex-3 code for (456)10			
5	Perform binary subtraction using 2's complement method (110011001)2 – (111100001)2			
Part – B	Questions carrying 4 Marks			
1	Perform following operations (i) Convert (2907.38)10 into octal number			
	(ii) Multiply (101.11)2 with (11.11)2			
	Perform following operations			
2	(i) Using 2's complement method subtract (1101101)2 from (1111101)2			
	(ii) Divide (101010.111)2 by (11.1)2			
3	1) Convert (234.567)8 to Binary and Hexadecimal.			
	2) Convert (247.68)10 to Octal.			
4	1) Convert (24F. DCB)16 to Binary and Octal.			
	2) Convert (398.88)10 to Hexadecimal.			
5 Part – C	With example explain BCD code in detail. Questions carrying 7 Marks			
1 2	State different types of Codes. Explain weighted and non-weighted codes with examples. Give classification of alphanumeric codes & explain.			
3	Give classification of alphanumeric codes & explain.			
4				
5				
3				
	Mr. Nirav C. Pandya			
 				

Document No.: CFM – 8




SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED

N. G. PATEL POLYTECHNIC

ELECTRICAL ENGINEERING DEPARTMENT

	ASSIGNMENT
Course Na	me (With Code): Digital Electronics & Digital Instruments (4340904)
Semester /	Year: Fourth / Second
Assignmen	nt Number: 2
Assignmen	nt CO Number: 4340904.2
Sr. No.	Questions related to Course Outcomes
Part – A	Questions carrying 3 Marks
1	Explain NMOS NAND gate with necessary diagram and truth table.
2	Explain PMOS NAND gate with necessary figure and truth table.
3	Draw the symbol and write the truth table and Boolean expression for NOR and Ex-OR gate.
4	Give full form of MSI, LSI & VLSI.
5	Give definition of (i) Fan In (ii) Fan Out (iii) Figure of merit
Part – B	Questions carrying 4 Marks
1	Give definition symbol and truth table of Ex-Nor and NAND gates.
2	With symbol & truth table explain OR, AND, NOT & EX-NOR gates.
3	Explain NOR gate as a Universal gate.
4	Draw and Explain Resistor Transistor Logic (RTL).
5	With symbol & truth table explain NOR, NAND, NOT & EX-OR gates.
Part – C	Questions carrying 7 Marks
1	Explain positive and negative logic system with suitable diagram. Give definition of (i) Fan In (ii) Fan Out (iii) Figure of merit (iv) Power dissipation (v) Propagation delay.
2	Prove that NAND gate is a universal gate with all necessary diagrams, equations and truth tables.
3	Draw and Explain the circuit of CMOS NOR gate. Write the advantages of CMOS ICs over TTL ICs.
4	Draw the circuit for three – input TTL NAND gate for totem pole output connection and write its advantages & disadvantages.
5	
	Mr. Nirav C. Pandya
Prepared 1	By: (Name of Faculty (ies)) with signature Signature of Head of Department





SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED

N. G. PATEL POLYTECHNIC

ELECTRICAL ENGINEERING DEPARTMENT

	1997 WA	ELECTRICAL E	NGINEERING DEPARTMENT		
		ASSIGNM	ENT		
Course Na	me (With Co	de): Digital Electronics & Digit	al Instruments (4340904)		
Semester /	Year: Fourth	/ Second			
	nt Number: 3				
	t CO Numbe	er: 4340904.3			
Sr. No.		·	l to Course Outcomes		
Part – A		arrying 3 Marks			
1	Explain 4:1 I	*			
2		adder and draw its logic circuit	using A-O-I gates.		
3	Write application of Counters.				
4		+BC = (A+B).(A+C)			
5	Explain Race around condition in JK flip flop.				
Part – B	•	arrying 4 Marks			
1		Morgan's theorem with the help	<u>v</u>		
2			n 4 bit shift left register using JK flip flop.		
3	()	rove that $A'B'C+A'BC+AB' = $			
	(ii) Prove that $(P + Q)(P + R) = P + QR$				
4	•	8 line decoder.			
5	-	de counter with circuit and nece	ssary waveforms.		
Part – C	Questions carrying 7 Marks				
1			diagram, truth table and working.		
2	-		ogic diagram, truth table and working.		
	()	rove that $\mathbf{A} + \mathbf{B} + \mathbf{A} = \mathbf{A} + \mathbf{B}$			
3	(ii) Prove that $(AB+BC+AC)' = A'B'+B'C'+A'C'$				
	(iii) Draw logic diagram for the Boolean expression AB'+A'B+C using NOR gate				
		nly.	. 1: 2 1 2 2 0		
4	Draw and explain block diagrams of combinational circuit and sequential circuit. Compare				
	combinational circuit and sequential circuit.				
5	What is flip-flop? Explain (i) R-S flip-flop using NAND gate (ii) D flip flop. Draw block diagram, logic circuit and truth table for each.				
	diagram, logi	ic circuit and trum table for each	<u>l.</u>		
	Mr Nir	av C. Pandya			
	1711. 1711	ar C. I anaya			
Prepared 1	By: (Name of	Faculty (ies)) with signature	Signature of Head of Department		
- I charta	- J · (1 · · · · · · · · · · · · · · · · ·	~ Brancare or recom or preparament			

Prepared By: (Name of Faculty (ies)) with signature



Signature of Head of Department



SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY **MANAGED**

N. G. PATEL POLYTECHNIC

	1997 A	ELECTRICAL ENGINEERING DEPARTMENT	
		ASSIGNMENT	
Course Na	ame (With Co	de): Digital Electronics & Digital Instruments (4340904)	
Semester /	Year: Fourth	/ Second	
Assignmen	nt Number: 4		
Assignmen	nt CO Numbe	r: 4340904.4	
Sr. No.	Questions related to Course Outcomes		
Part – A		arrying 3 Marks	
1		and D to A converters are necessary in digital electronics? Explain resolution for	
1	D to A conve		
2		f A to D converter and explain settling time for D to A converter.	
3		vantages & disadvantages of weighted resistor network type D/A converter.	
4		term linearity and settling time with reference to D/A converter.	
5		acy, resolusion and linearity regarding to D/A converter.	
Part – B		arrying 4 Marks	
1		diagram of digital voltmeter using ramp type A to D converter and explain in	
	short.		
2		thted resistor network type D to A converter.	
3		essive approximation type A to D converter.	
4	•	ry Ladder Network type D to A converter.	
5		nter OR Staircase type A to D converter.	
Part – C		arrying 7 Marks	
1		f A/D converters. Explain successive approximation A/D converter	
2	List and expl	ain different specifications related to D / A converter.	
3			
4			
5			
	3.6 3.4		
	Mr. Nir	av C. Pandya	

Prepared By: (Name of Faculty (ies)) with signature



Signature of Head of Department



SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED

N. G. PATEL POLYTECHNIC

ELECTRICAL ENGINEERING DEPARTMENT

Course No	ASSIGNMENT ame (With Code): Digital Electronics & Digital Instruments (4340904)
	Year: Fourth / Second
	nt Number: 5
	nt CO Number: 4340904.5
Sr. No.	Questions related to Course Outcomes
Part – A	Questions carrying 3 Marks
1	Compare digital instruments with analog instruments.
2	Explain basic building blocks of digital instruments.
3	List different applications of Digital Multimeter.
4	Explain working of Digital watt meter
5	State disadvantages of analog instruments.
Part – B	Questions carrying 4 Marks
1	Draw block diagram of digital voltmeter using ramp type A to D converter and explain in short.
2	Draw block diagram of digital multi-meter and explain in short.
3	Write the advantages of digital instrument over analog instrument.
4	Draw the block diagram of digital energy meter and explain.
5	Draw the block diagram of digital instruments and explain each block.
2	
Part – C	Questions carrying 7 Marks
	State types of digital voltmeter & explain ramp type digital voltmeter.
Part – C	· ·
Part – C 1 2 3	State types of digital voltmeter & explain ramp type digital voltmeter.
Part – C 1 2	State types of digital voltmeter & explain ramp type digital voltmeter.