





This document is a part of Main Course File		Document No.: CFM – 8	
	SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED <b>N. G. PATEL POLYTECHNIC</b>		
	<b>COMPUTER ENGINEERING DEPARTMENT</b>		
<b>FORMAT FOR ASSIGNMENTS</b>			
<b>Course Name (With Code): Computer Organization &amp; Architecture (4350701)</b>			
<b>Semester / Year: Fifth / Third</b>			
<b>Assignment Number: 1</b>			
<b>Assignment CO Number: 4350701.1</b>			
<b>Sr. No.</b>	<b>Questions related to Course Outcomes</b>		
<b>Part – A</b>	<b>Questions carrying 3 Marks</b>		
1	Define Processor		
2	Advantages and disadvantages of serial bus		
3	Advantages and disadvantages of parallel bus		
4			
5			
<b>Part – B</b>	<b>Questions carrying 4 Marks</b>		
1	Draw neat sketch of block diagram of digital computer		
2	Explain all register in detail(PC,IR,SP,MAR,MDR,ACCUMULATOR etc.)		
3	Compare serial and parallel bus		
4			
5			
<b>Part – C</b>	<b>Questions carrying 7 Marks</b>		
1	Classify characteristics of Intel processor		
2	Explain characteristics of intel processor from 4bit (40004) to i7		
3	Explain shared bus in brief		
4	Explain dedicated bus in detail		
5			
<b>Prepared By: (Name of Faculty (ies)) with signature</b>		<b>Signature of Head of Department</b>	


This document is a part of Main Course File		Document No.: CFM – 8	
	<b>SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY</b> <b>MANAGED</b> <b>N. G. PATEL POLYTECHNIC</b>		
	<b>COMPUTER ENGINEERING DEPARTMENT</b>		
<b>FORMAT FOR ASSIGNMENTS</b>			
<b>Course Name (With Code): Computer Organization &amp; Architecture (4350701)</b>			
<b>Semester / Year: Fifth / Third</b>			
<b>Assignment Number: 2</b>			
<b>Assignment CO Number: 4350701.2</b>			
<b>Sr. No.</b>	<b>Questions related to Course Outcomes</b>		
<b>Part – A</b>	<b>Questions carrying 3 Marks</b>		
1	Draw pin diagram of 8085 microprocessor.		
2	Explain function of each pin of 8085 microprocessor.		
<b>Part – B</b>	<b>Questions carrying 4 Marks</b>		
1	Explain flag register of 8085 microprocessor.		
2	Explain 8085 bus organization in brief.		
<b>Part – C</b>	<b>Questions carrying 7 Marks</b>		
1	Explain architecture of 8085 microprocessor with neat diagram.		
     N. C. Pandya		     	
<b>Prepared By: (Name of Faculty (ies)) with signature</b>		<b>Signature of Head of Department</b>	



This document is a part of Main Course File		Document No.: CFM – 8	
		<b>SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY</b> <b>MANAGED</b> <b>N. G. PATEL POLYTECHNIC</b>	
		<b>COMPUTER ENGINEERING DEPARTMENT</b>	
<b>FORMAT FOR ASSIGNMENTS</b>			
<b>Course Name (With Code): Computer Organization &amp; Architecture (4350701)</b>			
<b>Semester / Year: Fifth / Third</b>			
<b>Assignment Number: 3</b>			
<b>Assignment CO Number: 4350701.3</b>			
<b>Sr. No.</b>	<b>Questions related to Course Outcomes</b>		
<b>Part – A</b>	<b>Questions carrying 3 Marks</b>		
1	Give classification of interrupt with its priority. Explain each in short.		
2	Define machine cycle, T state, OP CODE, OPERAND.		
3	Write a program to sum integer from 0 to 9. Store result in register L.		
<b>Part – B</b>	<b>Questions carrying 4 Marks</b>		
1	List addressing modes of 8085 microprocessor. Explain each with suitable example.		
2	Give classification of instruction & explain each with suitable example.		
3	Write a program to find maximum number from block of number store in memory location.		
<b>Part – C</b>	<b>Questions carrying 7 Marks</b>		
4	Write a program to add 2034H & 5645H. store result in register pair HL.		
5	Explain any 4 arithmetic & logical instruction with byte, addressing modes & function.		
3	Explain following instructions: LDA C200H, LXI B, D600H, DAA, PUSH PSW, RLC, CMP M, INX H.		
N. C. Pandya			
<b>Prepared By: (Name of Faculty (ies)) with signature</b>		<b>Signature of Head of Department</b>	



This document is a part of Main Course File		Document No.: CFM – 8	
	SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED <b>N. G. PATEL POLYTECHNIC</b>		
	<b>COMPUTER ENGINEERING DEPARTMENT</b>		
<b>FORMAT FOR ASSIGNMENTS</b>			
<b>Course Name (With Code): Computer Organization &amp; Architecture (4350701)</b>			
<b>Semester / Year: Fifth / Third</b>			
<b>Assignment Number: 4</b>			
<b>Assignment CO Number: 4350701.4</b>			
<b>Sr. No.</b>	<b>Questions related to Course Outcomes</b>		
<b>Part – A</b>	<b>Questions carrying 3 Marks</b>		
1	Compare primary memory and secondary memory		
2	Explain ROM		
3	Explain RAM		
4	Difference between SRAM and DRAM		
<b>Part – B</b>	<b>Questions carrying 4 Marks</b>		
1	Explain DMA		
2	Explain associative mapping scheme		
3	Write a short note on Memory classification		
4	Explain memory Hierarchy		
5	Draw and explain 4 level of memory		
<b>Part – C</b>	<b>Questions carrying 7 Marks</b>		
1	Explain working of associative memory		
2	Explain magnetic disk storage media		
3	Explain RAM,ROM,PROM,EPROM		
4	Compare ROM and RAM		
5	Explain secondary memory in detail		
6	Write short note on Mapping scheme		
7	Write short note on cache memory		
8	Write short note on virtual memory		
<b>Prepared By: (Name of Faculty (ies)) with signature</b>		<b>Signature of Head of Department</b>	

This document is a part of Main Course File		Document No.: CFM – 8	
	SARDAR VALLABHBHAI PATEL EDUCATION SOCIETY MANAGED <b>N. G. PATEL POLYTECHNIC</b>		
	<b>COMPUTER ENGINEERING DEPARTMENT</b>		
<b>FORMAT FOR ASSIGNMENTS</b>			
<b>Course Name (With Code): Computer Organization &amp; Architecture (4350701)</b>			
<b>Semester / Year: Fifth / Third</b>			
<b>Assignment Number: 5</b>			
<b>Assignment CO Number: 4350701.5</b>			
<b>Sr. No.</b>	<b>Questions related to Course Outcomes</b>		
<b>Part – A</b>	<b>Questions carrying 3 Marks</b>		
1	Explain peripheral devices in detail		
2	Define I/O interface		
3	Explain Program I/O		
<b>Part – B</b>	<b>Questions carrying 4 Marks</b>		
1	Explain I/O interface unit in detail		
2	explain I/O interface with example		
3	Describe IOP		
<b>Part – C</b>	<b>Questions carrying 7 Marks</b>		
1	List out different mode of data transfer with I/O		
2	Explain interrupt initiated I/O transfer		
3	Describe input output processor in detail		
4	Explain CPU/IOP communication with block diagram		
<b>Prepared By: (Name of Faculty (ies)) with signature</b>		<b>Signature of Head of Department</b>	